

Fig. 6. Probability of blocking with a constraint on message delay—uniform traffic.

delay were presented. These formulas were used in a network capacity allocation problem. The primary tool for solving the problem was linear programming. The results show considerable improvement in performance when capacity is allocated on a link-by-link basis.

REFERENCES

- [1] P. Jackson and C. Stubbs, "A study of multiaccess computer communications," in *AFIPS Conf. Proc.*, vol. 34, p. 491.
- [2] E. Fuchs and P. Jackson, "Estimates of distribution of random variables for certain computer communications traffic models," *Commun. Ass. Comput. Mach.*, vol. 13, no. 12, pp. 752-757, 1970.
- [3] L. G. Roberts, "Data by the packet," *IEEE Spectrum*, vol. 11, pp. 46-51, Feb. 1974.
- [4] I. Gitman and H. Frank, "Economic analysis of integrated voice and data networks: A case study," *Proc. IEEE*, vol. 66, pp. 1549-1570, Nov. 1978.
- [5] H. B. Kekre and C. L. Saxena, "A finite waiting room queueing model with multiple servers having Markovian interruptions and its application to computer communications," *Comput. Elec. Eng.*, vol. 5, pp. 51-65, 1978.
- [6] K. Kummerle, "Multiplexer performance for integrated line- and packet-switched traffic," in *Proc. 2nd Int. Conf. Comput. Commun.*, Stockholm, Sweden, Aug. 1974, pp. 507-514.
- [7] M. J. Fischer and T. C. Harris, "A model for evaluating the performance of an integrated circuit- and packet-switched multiplex structure," *IEEE Trans. Commun.*, vol. COM-24, pp. 195-202, Feb. 1976.
- [8] C. J. Weinstein, M. K. Malpass, and M. J. Fischer, "Data traffic performance of an integrated circuit and packet-switched multiplex structure," *IEEE Trans. Commun.*, vol. COM-28, pp. 873-877, June 1980.
- [9] L. Kleinrock, *Communication Nets: Stochastic Message Flow and Delay*. New York: McGraw-Hill, 1964. (Reprinted by New York: Dover, 1972.)
- [10] G. J. Foschini, B. Gopinath, and J. F. Hayes, "Sub-frame

switching in data communications," in *Proc. ITC*, vol. XIV, Los Angeles, CA, 1978, pp. 109-122.

- [11] R. R. Anderson, G. J. Foschini, and B. Gopinath, "A queuing model for a hybrid data multiplexer," *Bell Syst. Tech. J.*, vol. 58, pp. 279-300, Feb. 1979.
- [12] L. Kosten, "Über Sperrungswahrscheinlichkeiten bei Staffelschaltungen," *Elek. Nachrichtentech.*, vol. 14, pp. 5-12, Jan. 1937.
- [13] R. I. Wilkinson, "Theories of toll traffic engineering in the U.S.A.," *Bell Syst. Tech. J.*, vol. 35, pp. 421-514, Mar. 1956.
- [14] A. Kuczura and D. Bajaj, "A method of moments for the analysis of a switched communication network's performance," *IEEE Trans. Commun.*, vol. COM-25, pp. 185-193, Feb. 1979.
- [15] H. Frank and I. T. Frisch, "Planning computer communication networks," in *Computer Communication Networks*, N. Abramson and F. F. Kuo, Eds. Englewood Cliffs, NJ: Prentice-Hall, 1973.
- [16] "IBM mathematical programming system extended/370 (MPSX/370)," SH19-1095-1, IBM Corp., 1974, 1975.
- [17] T. C. Hu, *Integer Programming and Network Flows*. Reading, MA: Addison-Wesley, 1970.
- [18] L. Kleinrock, *Queueing Systems, Vol. 2, Computer Applications*. New York: Wiley, 1976, p. 326.
- [19] R. G. Gallager, "A minimum delay routing algorithm using distributed computation," *IEEE Trans. Commun.*, vol. COM-25, pp. 73-83, Jan. 1977.
- [20] S. I. Golestaani, "A unified theory of flow control and routing in data communication networks," Ph.D. dissertation, Dep. Elec. Eng. and Comput. Sci., Massachusetts Inst. Technol., Cambridge, Jan. 1980.
- [21] L. Kleinrock, *Queueing Systems, Vol. 1: Theory*. New York: Wiley, 1975.
- [22] C. M. Woodside, private communication.
- [23] B. Fox, "Discrete optimization via marginal analysis," *Management Sci.*, vol. 13, pp. 210-216, Nov. 1966.
- [24] A. J. Rolfe, "A note on marginal allocation in multiple server service systems," *Management Sci.*, vol. 17, pp. 656-658, May 1971.
- [25] Newspaper Enterprise Assoc. Inc., *The World Almanac and Book of Facts 75*. New York, Cleveland.

A Class of Companded Unity Bit Coders

C. V. CHAKRAVARTHY, MEMBER, IEEE

Abstract—Speech encoding using unity bit coders in the form of delta modulators (DM) has become very popular. Many different designs have been proposed [1]–[3] and implemented in monolithic form [4], [5]. The strategy used in all of these coders is to adapt the "step size" of the coder to suit the input signal power. In the present paper we examine a class of unity bit coders where a basic linear coder is used while the input to this coder is constrained or compressed to be within suitable limits, so as to have the linear coder operating in its optimal range. Results are presented for delta modulators, delta-sigma modulators, and a modified unity bit coder, and it is found that some of the coders perform as well as the "conventional" adaptive delta modulators.

Paper approved by the Editor for Data Communication Systems of the IEEE Communications Society for publication without oral presentation. Manuscript received June 18, 1980; revised February 16, 1982.

The author was with the Department of Electrical Engineering, University of Ottawa, Ottawa, Ont., Canada. He is now with the Department of Electrical Communication Engineering, Indian Institute of Science, Bangalore 560012, India.

INTRODUCTION

Adaptive delta modulators, as analog/digital converters for speech, are becoming serious competitors to the conventional pulse code modulators (PCM). A wide variety of such coders are available [1]-[3] and a few designs have been successfully implemented on monolithic chips [4], [5]. All of these ADM coders have a wide dynamic range brought about by the adaptation of the step size of the coder to match the signal variations. Adaptation of the step size is done either on a sample to sample basis (instantaneous adaptation) [6] or over the envelope duration (syllabic adaptation) [8]-[10].

Alternatively, we could use a linear coder with the input constrained to be within suitable limits. At the decoder the signal will have to be appropriately expanded. This idea was first proposed by Stephanie and Villert [11] and some improved versions have been reported [12]. The same principle has also been successfully applied for PCM/DPCM coding as well [13], [14].

In this paper we present the realization of a class of such coders and discuss the results obtained with these coders. The important difference from the technique of Stephanie and Villert [11] is in the fact that the companding signal is obtained from the coder output rather than from the input signal, which ensures that the coder and decoder have the same signal for compression and expansion.

Different alternatives are suggested for extracting the control signal, and the designs of the different schemes are outlined.

CODING ALTERNATIVES

The basic coding scheme is shown in Fig. 1. The input to the linear coder is obtained through a compressor while the signal that is used for companding is derived from the output of the coder. At the receiving end, an expansion operation has to be performed. The linear coder can be a delta modulator, a delta-sigma modulator, or any other form of unity bit coder. It should further be noted that at all times the predictor is inside the companding loop.

The extraction of the control signal itself can be achieved in different ways. The well-known technique of the continuously variable slope delta modulator (CVSD) yields a signal that varies in accordance with the input envelope. This will therefore involve the use of a divider at the encoder [Fig. 2(a)] and a multiplier at the decoder. Since the use of a divider is not always convenient, one can just utilize a multiplier by forming the reciprocal of the control signal. This is rather simply achieved by filtering the complement of the coincidence detector output rather than the normal output, while the decoder utilizes the coincidence detector output directly [12].

The other way of extracting the control signal is to use the method outlined in [10] [Fig. 2(b)]. We obtain a signal that is inversely proportional to the input amplitude and the use of a multiplier will produce the compression at the input. The decoder must therefore employ a divider to restore the proper signal level.

We will refer to these two methods as the digitally controlled and the analog controlled coders, respectively, consistent with the terminology used in [8].

An alternative method of realizing the compressor/expander would be to use a gain-controlled operational amplifier with an FET as the control element. The resistance of the




Fig. 1. General form of the companded coder.




Fig. 2. (a) Block diagram of the companded DM (digitally controlled). (b) Companded DΣM (analog controlled).

FET is changed by the control signal. The position of the FET decides whether compression or expansion is performed.

We have suggested a few alternatives for realizing the companded codes. Apart from these we have one more method¹ of realizing our goal.

The system described in [13] uses an antilog amplifier for the division. A signal proportional to the logarithm of the divisor is generated and used to control the gain of an antilog amplifier. The result is the division of the input by the required value. A simple change of sign in the control signal ensures the multiplication at the decoder for expansion.

If an identical approach is to be adopted here, the generated control signal must be processed in a log amplifier, the

¹ The author thanks one of the reviewers for suggesting this comparison.

output of which controls the antilog amplifier. Suitable sign changes must be made to take into account the two different methods used in extracting the control signal.

The above-mentioned strategy is very well suited for the systems studied in [13] where the divisors take on discrete, nonzero values whose magnitude is not very small. However, in the present case, the control signal in either of the methods can become zero or have very small values. This will cause the log amplifier to malfunction and degrade the performance.

This can be avoided by using only an antilog amplifier and settling for some form of compression. The difficulties encountered when the control signal becomes zero may be overcome by the addition of a small bias. The bias, however, will be a critical value since it has to be provided at the decoder also. This method is expected to offer better linearity as compared to schemes reported.

When we consider the inner coder, the use of a DM will be advantageous since it provides a higher SNR. The delta-sigma modulator, on the other hand, has a constant SNR at all input frequencies, although the magnitude of the SNR is lower. The integrator break point can be varied to obtain the best compromise.

Apart from the above-mentioned coders we can use a modified coder [15] and obtain the advantages of the delta-sigma coder without much sacrifice in the SNR. The coder for this purpose is illustrated in Fig. 3. We call this the two loop coder because of the additional feedback loop around the basic coder.

This coder employs an additional feedback loop around a DM to improve the SNR at higher input frequencies. Without the inner loop, this coder is basically a delta-sigma modulator. The addition is the filter to cut off the out-of-band noise in the feedback path. The inner loop aids in keeping the system operating at low or zero input conditions when the filter output will be zero. An adaptive version of this is described in [8]. The designer has the choice of other techniques also, namely, the noise feedback coder described by Tewkesbury and Hallock [16].

Thus, we have a family of coders with companding performed on the input. The technique of compression and the form of the inner coder are the differentiating factors. The coders have been compared using the following criteria. First, the degree of compression produced has been compared by plotting the compression characteristics and then the dynamic range, with the SNR as the figure of merit. The different coders studied have also been compared with a commercially available CVSD Coder (Motorola's MC 3418).

RESULTS

Figs. 4 and 5 show the results of the various measurements carried out on the different coders implemented in hardware. Fig. 4 compares the compression characteristics of the two methods of extracting the control signal for companding. The plot shows the input to the linear coder as a function of the input signal. The compression achieved is good and the first scheme of using a coincidence detector appears to be the better strategy. Unlike in a conventional adaptive DM codec, the linearity of the coder/decoder pair is important, since the decoder differs from the feedback path of the coder. The linearity of the coders has been measured and found to be good. The most common figure of merit for digital coders is the SNR, and the SNR for a delta-sigma modulator (DΣM), DM, and the two-loop coder appear in Fig. 5. The




Fig. 3. Circuit diagram of the two-loop coder.




Fig. 4. Compression characteristics.




Fig. 5. SNR versus input characteristics.

DΣM case comprises both the compression schemes while the other coders have been implemented using only the CVSD strategy, since this is found to be the better of the two. As to be expected from Fig. 5, the dynamic range for the digitally controlled coder is greater than that for the analog controlled coder. The SNR for the modified unity bit coder is better than that of the DΣM by about 4 dB. Also shown in Fig. 5 is the SNR for a CVSD coder for which Motorola's MC3418 integrated coder has been used. The CVSD and the companded DM perform almost alike. In fact, subjectively the difference is not noticed at all. All measurements have been made at a bit rate of 40 kbits/s, the input signal used being an 800 Hz sinusoid. The improvement in the SNR with increase in the bit rate is of the order of 9 dB/octave, which is to be expected.

The companded two-loop coder is better than the flat spectrum coder described in [8]. This is because the latter has the adaptation gain in the same path as the low-pass filter used and the phase shift of the filter tends to make the system unstable.

The most vital test for a coder is, however, the subjective assessment. Although no detailed comparison of the different coders has been made, the D Σ M has been found to offer an acceptable quality of speech while the DM and the modified coder offer toll quality speech at 40 kbits/s.

CONCLUSIONS

We have presented an overview of some of the different methods of realizing a companded unity bit coder where the companding is carried out on the input signal while a linear coder is used to code this compressed signal. Two different methods of extracting the control signal have been presented. One method involves the detection of the presence of digital output bits of the same polarity while the other involves the differentiation of the coder output and filtering, so as to end up with a signal that is inversely proportional to the input envelope. Whatever the companding scheme, the D Σ M performs the poorest. A tradeoff between SNR and frequency response (SNR versus frequency) is possible by the use of a two-loop companded coder, which is attractive at lower bit rates, because of its better high frequency reproduction. The quality of speech in the companded DM is the same as that in the CVSD coder.

REFERENCES

- [1] N. S. Jayant, "Digital coding of speech waveforms PCM, DPCM and DM quantizers," *Proc. IEEE*, vol. 62, pp. 621-642, May 1974.
- [2] J. L. Flanagan, M. R. Schroeder, B. S. Atal, N. S. Jayant, R. Crochiere, and J. M. Tribolet, "Speech coding," *IEEE Trans. Commun.*, vol. COM-27, pp. 710-737, Apr. 1979.
- [3] R. Steele, *Deltamodulation Systems*. London, England: Pentech, 1974.
- [4] "Data sheet on MC 3417/3418—Continuously variable slope deltamodulator," Motorola Semiconductors Corp.
- [5] "Data sheet on HC 55516/55532—All digital CVSD codecs," Harris Semiconductors.
- [6] C. L. Song, J. Garodnick, and D. L. Schilling, "A variable step size robust adaptive deltamodulator," *IEEE Trans. Commun. Technol.*, vol. COM-19, pp. 1033-1046, Dec. 1971.
- [7] N. S. Jayant, "Adaptive deltamodulation with one bit memory," *Bell Syst. Tech. J.*, vol. 49, pp. 321-342, Mar. 1970.
- [8] C. V. Chakravarthy and M. N. Faruqui, "Two loop adaptive deltamodulation systems," *IEEE Trans. Commun.*, vol. COM-22, pp. 1710-1713, Oct. 1974.
- [9] A. A. Cartmale and R. Steele, "Calculating the performance of syllabically companded deltasigma modulators," *Proc. Inst. Elec. Eng.*, vol. 117, pp. 1915-1921, Oct. 1970.
- [10] C. V. Chakravarthy and M. N. Faruqui, "An amplitude controlled adaptive deltamodulator," *Proc. Inst. Elec. Eng.*, vol. 126, pp. 285-290, Apr. 1979.
- [11] H. Stephanne and M. Villert, "An adaptive delta codec with companding outside the loop," in *Proc. IEEE Int. Conf. Commun.*, 1973, pp. 33.25-33.29.
- [12] C. V. Chakravarthy, M. N. Faruqui, and J. Das, "A unity bit differential encoder with controlled input loading," in *Proc. 1st Indo-British Symp. Digital Tech.*, Indian Inst. Technol., New Delhi, 1978.
- [13] J. D. Johnston and D. J. Goodman, "Multipurpose hardware for digital coding of audio signals," *IEEE Trans. Commun.*, vol. COM-26, pp. 1785-1788, Nov. 1978.
- [14] R. M. Wilkinson and D. J. Goodman, "A robust adaptive quantizer," *IEEE Trans. Commun.*, vol. COM-23, pp. 1362-1365, Nov. 1975.
- [15] P. K. Chatterjee, "Studies on the role of negative feedback on quantized modulation systems," Ph.D. dissertation, Indian Inst. Technol., Kharagpur, 1967.
- [16] S. K. Tewkesbury and R. W. Haddock, "Oversampled, linear predictive and noise shaping coders of order > 1 ," *IEEE Trans. Circuits Syst.*, vol. CAS-25, pp. 436-448, July 1978.
- [17] J. A. Greefkes, "A digitally companded delta codec for speech transmission," in *Rec. IEEE Int. Conf. Commun.*, 1973, pp. 7.33-7.48.

Comparison of Adaptive Linear Prediction Algorithms in ADPCM

MICHAEL L. HONIG, MEMBER, IEEE, AND
DAVID G. MESSERSCHMITT, SENIOR MEMBER, IEEE

Abstract—A comparison of adaptive differential pulse code modulation (ADPCM) speech compression systems is made using different recursive adaptive linear prediction algorithms. The particular algorithms considered are 1) a fixed predictor, 2) the adaptive least mean square (LMS) transversal predictor, 3) the LMS (gradient) lattice predictor, 4) the least squares (LS) lattice predictor, and 5) an LS lattice predictor combined with a third-order pitch inverse filter. The last configuration uses the pitch detection scheme described in [21] to recursively estimate the pitch period in the context of an adaptive predictive coder (APC). The results indicate that for the conditions simulated, the difference in system performance using the different adaptive algorithms is negligible, suggesting that the predictor having the simplest implementation is the best.

I. INTRODUCTION

This paper reports results obtained from a series of simulations of adaptive differential pulse code modulation (ADPCM) speech compression systems using different recursive adaptive linear prediction algorithms. A block diagram of an ADPCM system is shown in Fig. 1(a). The adaptive (or fixed) linear predictor forms an estimate \hat{y}_i of the current speech sample y_i , and the causal prediction residual e_i is quantized (\tilde{e}_i) and sent to the receiver. The received (quantized) data sample is denoted as \tilde{y}_i . Also shown in Fig. 1 is an adaptive quantizer, which adjusts the quantizer step size relative to the short-term prediction error power.¹

Any fixed or adaptive linear predictor may be used in ADPCM. Because prediction algorithms vary greatly in com-

Paper approved by the Editor for Data Communication Systems of the IEEE Communications Society for publication without oral presentation. Manuscript received June 19, 1981; revised January 21, 1982. This work was supported by the National Science Foundation under Grant ENG78-16966.

M. L. Honig was with the Department of Electrical Engineering and Computer Science, University of California, Berkeley, CA 94720. He is now with Bell Laboratories, Holmdel, NJ 07733.

D. G. Messerschmitt is with the Department of Electrical Engineering and Computer Science, and Electronics Research Laboratory, University of California, Berkeley, CA 94720.

¹ To avoid confusion we state here that throughout this paper "ADPCM" refers to a DPCM coder with an adaptive quantizer and either a fixed or adaptive predictor. Furthermore, the configuration in Fig. 1(b) will be referred to as an "adaptive predictive coder (APC)."