Two Novel Synchronized Bus-Clamping PWM Strategies Based on Space Vector Approach for High Power Drives

G. Narayanan, Member, IEEE, and V. T. Ranganathan, Senior Member, IEEE

Abstract—Two synchronized bus-clamping pulse width modulation (PWM) strategies based on the space vector approach are proposed for high-power induction motor drives. The two strategies together can produce PWM waveforms with any odd pulse number, preserving the waveform symmetries. The proposed strategies operate up to the six-step mode, maintaining the proportionality between the reference magnitude and the fundamental voltage generated throughout. These two strategies lead to lesser harmonic distortion as well as lesser peak current over the conventional space vector strategy (CSV) in the high speed ranges of constant V/F drives. The reduction in the harmonic distortion over CSV subject to a given maximum switching frequency \( F_{SW_{(MAX)}} \) of the inverter is demonstrated theoretically as well as experimentally for \( F_{SW_{(MAX)}} = 750 \text{ Hz and 450 Hz} \), both with and without overmodulation. The best reduction in the distortion is as high as 30% to 50% in the different cases considered. Further, these two PWM strategies are also useful in reducing the switching frequency of the inverter over sine-triangle PWM and CSV subject to an upper limit on the harmonic distortion.

Index Terms—Fourier series, harmonic distortion, induction motor drives, inverters, overmodulation, pulse width modulation, space vector, variable speed drives, vectors.

I. INTRODUCTION

In voltage source inverter fed high-power induction motor drives, due to high losses in the devices, the switching frequency \( F_{SW} \) is quite low [1], and the harmonic distortion is high [2]. The distortion can be reduced by going in for more complex topologies like multilevel inverters [2], split-phase drives [2], [3] etc. Alternatively, it is possible to achieve an improved performance even with a two-level inverter by designing suitable high-performance pulse width modulation (PWM) techniques. Two such open-loop, real-time PWM techniques are developed here.

The harmonic distortion is especially high at higher speeds as the ratio of the switching frequency \( F_{SW} \) to the fundamental frequency \( F_1 \), or the pulse number \( P = F_{SW}/F_1 \), is low at such speeds. Use of bus-clamping [4]–[11] leads to lesser harmonic distortion at such speeds subject to a given switching frequency [4]–[6], [9] or a given pulse number [10], [11] as the case may be. Lack of synchronization between the PWM waveform and its fundamental leads to beat phenomenon, the mitigation of which is quite involved [12]. The beat frequencies can be avoided by using synchronized PWM techniques. The space vector approach to PWM [9]–[11] offers certain flexibilities in the design of PWM strategies like double switching of a phase within a subcycle, clamping of two phases within a subcycle etc. [10]. A judicious exploitation of these flexibilities results in improvement in the performance of drives [10], [11]. In this paper, the principles governing the generation of space vector-based synchronized PWM waveforms are reviewed. Two new space vector-based synchronized bus-clamping PWM strategies are proposed.

The total harmonic distortion factor \( I_{THD} \) of the no-load current waveform is a performance measure suitable for PWM strategies for high power drives [2]. An equivalent quantity, which is independent of the motor parameters, is the weighted total harmonic distortion factor \( V_{WTHD} \) of the line voltage waveform

\[
I_{THD} = \frac{\sqrt{\sum I_n^2}}{I_1}, \quad V_{WTHD} = \frac{\sqrt{\sum (V_n/n)^2}}{V_1}, \quad n \neq 1
\]

where \( I_1 \) and \( I_n \) are the RMS values of the fundamental and \( n \)th harmonic currents respectively, and \( V_1 \) \( V_n \) are the RMS values of the fundamental and \( n \)th harmonic voltages respectively. In the present work, the performances of the PWM strategies are evaluated theoretically in terms of \( V_{WTHD} \), and verified experimentally in terms of \( I_{THD} \).

The modulation index \( M \) is defined as the ratio of the fundamental voltage generated to the fundamental voltage corresponding to the six-step mode. A two-level voltage source inverter and the voltage vectors produced by it are shown in Fig. 1(a) and (b), respectively. The modulation index \( M \) is controlled using the magnitude of the reference voltage \( V_{REF} \). The ideal relationship between \( M \) and \( V_{REF} \) is as given in

\[
M = \left(\frac{0.907}{0.806}\right) * V_{REF}.
\]

The proposed strategies can operate up to the six-step mode, i.e., \( M = 1 \), thereby providing the maximum possible DC bus utilization. Also, the modulator gain is maintained constant as per (2) up to \( M = 1 \).

II. PRINCIPLES

In space vector approach to PWM, the reference vector is sampled once in every subcycle, \( T_S \), and an average vector equal
to the sampled reference vector (or “sample,” for short) is generated by time-averaging of the different voltage vectors produced by the inverter. For a sample in sector I as shown in Fig. 1(b), the durations for which the active state 1, the active state 2, and the two zero states together must be applied are given by $T_1$, $T_2$, and $T_Z$, respectively, in

$$
T_1 = T_S \times \frac{V_{REF} \sin(60^\circ - \alpha)}{\sin(60^\circ)}
$$

$$
T_2 = T_S \times \frac{V_{REF} \sin(\alpha)}{\sin(60^\circ)}
$$

$$
T_Z = T_S - T_1 - T_2.
$$

The division of $T_Z$ between the two zero states is a degree of freedom in the design of PWM strategies in the space vector domain [5], [6], [9], [10], [13]. In general, an equal division of $T_Z$ leads to lesser ripple current [5], [13]. Sequences like 012, 210, 721, or 127, which use only one zero state, can also be used to generate the same sample. Further, it is also possible to use sequences 0121, 1210, 7212, or 2127 to generate the sample, dividing one of the active state times, $T_1$ or $T_2$, into two equal intervals [10]. Depending on the choice of the zero state used, either $R$-phase gets clamped to the positive bus or $B$-phase remains clamped to the negative bus. In bus-clamping PWM, the two zero states are used alternately over 60° durations. The zero state used is usually changed at the middle of every sector for considerations of symmetry as shown in Fig. 2. Use of the zero state 7 from the middle of sector VI to that of sector I leads to 60° clamping as shown in Fig. 2(a). Use of the zero state O during the said duration results in 30° clamping as shown in Fig. 2(b).

The possible inverter states at an arbitrary instant $\theta_R = (90^\circ - \theta)$, falling within sector VI, are listed in Col.1 of Table I(a). To maintain half wave symmetry (HWS), 3-phase symmetry (3PS), and quarter wave symmetry (QWS), the corresponding states at $\theta_R = (270^\circ - \theta)$, $(210^\circ - \theta)$, $(150^\circ - \theta)$, and $(90^\circ + \theta)$ must be as shown in columns two through five, respectively, in Table I(a). Putting $\theta = (30^\circ - \phi)$, the last two columns in Table I(a) are reproduced in Table I(b). This table gives the conditions to be satisfied in sector I for the preservation of all the symmetries, and can be generalized to any sector.

To satisfy the conditions for HWS and 3PS, there must be an equal number of samples and at identical positions in every sector. (i.e., the sampling frequency must be an integral multiple of six times the fundamental frequency.) Similar sequences must be used to generate samples at identical locations in different sectors. Thus, in space vector terms, the design of a real-time, synchronized PWM strategy involves the selection of the following three, satisfying the conditions for waveform symmetries and ensuring no simultaneous switching of more than one phase.

1) Number of samples per sector ($N$).
2) Positions of samples within a sector.
3) Switching sequences used to generate every sample in a sector.

A sample can be generated in sector I with either the $R$-phase clamped to the positive bus or the $B$-phase clamped to the negative bus. Hence, these two are termed as the “clampable phases” of sector I. For example, the $Y$-phase must be switched for any transition from one active state to the other, and cannot remain clamped. Hence, this phase is termed as the “unclampable phase” of sector I. Application of Table I(b) to the centre of sector I shows that $Y$-phase must switch at this instant, which corresponds to a zero-crossing of the $Y$-phase fundamental voltage. The state at the starting instant of a sector is termed as “sector initial state.” If the sector initial state for sector I is 0 or 7, then every phase must switch an odd number of times within the sector. If it is the active state 1, then only $Y$-phase phase must switch an odd number of times, while the two clampable phases must switch an even number of times within the sector. The total number of switchings of the three phases within a sector must be odd. These rules can be generalized to any sector as follows.

1) The unclampable phase must switch at the centre of the sector.
2) The unclampable phase must switch an odd number of times within the sector.
3) The two clampable phases must switch an even number of times, either odd or even, within the sector.

The above rules are helpful in the construction of sequences as will be demonstrated in the following section.
III. PROPOSED PWM STRATEGIES

Three space vector-based bus-clamping PWM strategies have been reported recently—asymmetric zero-changing strategy (AZCS), basic bus clamping strategy and boundary sampling strategy—[10], [11]. The last two are designated as basic bus clamping strategy-I (BBCS-I) and boundary sampling strategy-I (BSS-I), respectively, in the present work. Conventional space vector strategy (CSVS) produces PWM waveforms with \( P = 3, 9, 15, 21, \ldots \), BBCS-I with \( P = 7, 11, 15, 19, \ldots \), BSS-I and AZCS with \( P = 5, 9, 13, 17, \ldots \). Two new bus-clamping PWM strategies, namely basic bus clamping strategy-II (BBCS-II) and boundary sampling strategy-II (BSS-II), are developed here. BBCS-II produces PWM waveforms preserving all the symmetries with \( P = 5, 9, 13, 17, \ldots \) and BSS-II with \( P = 7, 11, 15, 19, \ldots \).

A. Basic Bus Clamping Strategy-II (BBCS-II)

The objective here is to develop a bus-clamping PWM strategy which can produce PWM waveforms with \( P = 5, 9, 13, 17, \ldots \) preserving the waveform symmetries. The total number of switchings of the three phases or the number of state transitions within a sector is equal to the pulse number \( P \). To generate an arbitrary sample, at least one switching of the unclampable phase and one switching of one of the clampable phases is needed. Hence, given \( N \) samples per sector, at least \( 2N \) switchings are required. However, under this condition, the zero state used cannot be changed. To change the zero state used once in every sector at least one extra switching is needed. Therefore, \( N \) is even, and the samples are positioned symmetrically about the centre of the sector with no sample at the centre of the sector.

For construction of sequences, the samples within a sector can be grouped into the first \( \frac{N-2}{2} \) samples, the middle two samples and the last \( \frac{N-2}{2} \) samples as shown in Table II. If \( \theta_s \) be the sector initial state, then the sequences \( 012,210,\ldots,012 \) must be used for the first \( \frac{N-2}{2} \) samples; sequences \( 012,127 \) must be used for the middle two samples to change the zero state used from \( \theta_s \) to \( \theta_s \); and \( 210,120,\ldots,210 \) for the last \( \frac{N-2}{2} \) samples as shown in Table II. Sequences are constructed in a similar fashion for the other two sector initial states.

In case of sector initial states 0 and 7, the sequences for the first \( \frac{N-2}{2} \) samples start and end with the same state, implying that \( \frac{N-2}{2} \) must be even, or \( \frac{N-2}{2} = (2n - 2) \), where \( n \) is any positive integer. Hence, \( N = 4n - 2 = 2, 6, 10, \ldots \) as shown in Table II. Therefore, \( P = 2N + 1 = 5, 13, 21, \ldots \) In case of sector initial state 1, \( \frac{N-2}{2} \) must be odd, or \( \frac{N-2}{2} = (2n - 1) \), where \( n \) is any positive integer. Hence \( N = 4n = 4, 8, 12, \ldots \) and \( P = 2N + 1 = 9, 17, 25, \ldots \)

In case of sector initial states 1 and 7, the zero state 7 alone is used between the middle of sector VI and that of sector I. For sector initial state 0, the zero state 0 is used in the said duration. The former leads to 60° clamping, and the latter results in 30° clamping as shown in Fig. 2.

<table>
<thead>
<tr>
<th>Sector initial state</th>
<th>Sequences for the first (N-2)/2 samples</th>
<th>Sequences for the middle two samples</th>
<th>Sequences for the last (N-2)/2 samples</th>
<th>Sector final state</th>
<th>(N-2)/2</th>
<th>N</th>
<th>Type of clamping</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>012,210,...,210</td>
<td>012,127</td>
<td>721,127,127,127</td>
<td>7</td>
<td>4n-2</td>
<td>4n</td>
<td>30°</td>
</tr>
<tr>
<td>1</td>
<td>127,212,...,127</td>
<td>721,210</td>
<td>012,210,012,012</td>
<td>2</td>
<td>4n-1</td>
<td>4n</td>
<td>30°</td>
</tr>
<tr>
<td>7</td>
<td>721,127,...,127</td>
<td>721,210</td>
<td>012,210,...,210</td>
<td>0</td>
<td>4n-2</td>
<td>4n</td>
<td>30°</td>
</tr>
</tbody>
</table>
TABLE III
BOUNDARY SAMPLING STRATEGY-II (BSS-II)

<table>
<thead>
<tr>
<th>Sequence for the sample at ( \alpha = 0^\circ )</th>
<th>Sequence for the first ((N-3)/2) samples</th>
<th>Sequence for the middle two samples</th>
<th>Sequence for the last ((N-3)/2) samples</th>
<th>((N-3)/2)</th>
<th>(N)</th>
<th>Type of clamping</th>
</tr>
</thead>
<tbody>
<tr>
<td>010</td>
<td>012, 210, ..., 210</td>
<td>012, 127</td>
<td>721, 127, ..., 127</td>
<td>2n-2</td>
<td>4n-1</td>
<td>30(^\circ)</td>
</tr>
<tr>
<td>101</td>
<td>127, 721, ..., 127</td>
<td>721, 210</td>
<td>012, 210, ..., 210</td>
<td>2n-1</td>
<td>4n+1</td>
<td>60(^\circ) *</td>
</tr>
</tbody>
</table>

N: number of samples per sector, n: any positive integer
* with a small discontinuity at the centre of the clamping duration

Fig. 3. (a)–(d) Typical pole voltage waveforms and (e)–(j) experimental no-load current waveforms at \( M = 0.907 \) and \( F_1 = 50 \) Hz. (a), (c): BBCS-II, \( N = 2.30^\circ \) clamping \((P = 5)\); (b), (f): BSS-II, \( N = 3(P = 7)\); (c), (g) BBCS-II, \( N = 6.60^\circ \) clamping \((P = 13)\); (i) CSVS, \((N = 3)(P = 9)\); (j) AZCS, \((N = 4)(P = 9)\). Measured values of \( I_{THD} \) are (e) 0.3526, (f) 0.3061, (g) 0.2647, (h) 0.2464, (i) 0.4858, and (j) 0.3369.

Thus, this strategy generates PWM waveforms, preserving all the symmetries, with \( P = 5, 9, 13, 17 \ldots \) It generates two types of PWM waveforms, namely the 60\(^\circ\) clamping type and the 30\(^\circ\) clamping type. With \( P = 5, 13, 21 \ldots \), it produces both the types of PWM waveforms. However, with \( P = 9, 17, 25 \ldots \), it generates only the 60\(^\circ\) clamping type.

B. Boundary Sampling Strategy-II (BSS-II)

To generate a sample on a sector boundary, only one active vector is needed. A sample on the boundary between Sectors VI and I can be generated using the sequence 010 or 101, with either \( T_0 \) or \( T_1 \) divided into two equal halves. Such a sample can be termed as “boundary sample,” and the sequence as “boundary sequence” [10]. In boundary sampling strategy-II, there is a sample on every sector boundary, and the zero-changing is done as in BBCS-II. The samples in a sector can be grouped as the boundary sample, the middle two samples, the \((N - 3)/2\) samples before and after the middle two samples as shown in Table III. The sequences can be constructed considering the two possible boundary sequences, namely 010 or 101.

If the boundary sequence is 010, then the sequences 012, 210 are used for generating the alternate samples in the next \((N - 3)/2\) samples as shown in Table III. Then, zero-changing is done over the middle two samples using the sequences 012, 127. Sequences 721, 210 are used to generate alternate samples in the \((N - 3)/2\) samples that follow the middle two samples. In this case \((N - 3)/2\) must be even, i.e., \((N - 3)/2 = (2n - 2)\), where \( n \) is any positive integer. Hence \( N = (4n - 1) = 3, 7, 11 \ldots \) and \( P = 7, 15, 23 \ldots \). The choice of the zero state leads to 30\(^\circ\) clamping.

If the boundary sequence used is 101, the sequences must be as shown in Table III. In this case it can be seen that \((N - 3)/2\) must be odd, i.e., \( N = (4n + 1) \), where \( n \) is any positive integer. Hence \( N = 5, 9, 13 \ldots \) and \( P = 11, 19, 27 \ldots \). The sequences used lead to 60\(^\circ\) clamping with a small discontinuity at the centre of the clamping duration. This strategy produces PWM waveforms with all the symmetries with \( P = 7, 11, 15, 19 \ldots \)

C. Waveforms and Spectra

The PWM strategies are implemented on an INTEL 80C196KB microcontroller. The experimental prototype is a 200 V, 3 kW, 50 Hz induction motor fed from a 5 kVA IGBT inverter. The pole voltage waveforms corresponding to \( M = 0.907 \) are presented for select cases in Fig. 3(a)–(d). The experimental no-load current waveforms, corresponding
Fig. 4. (a)–(d) Theoretical spectra and (e)–(h) measured spectra of line voltage waveforms corresponding to Fig. 3(a)–(d). \( V_{\text{THD}} \) values are (a) 0.0296, (b) 0.0283, (c) 0.0225, and (d) 0.0209.

to these pole voltages, are shown in Fig. 3(e)–(h), respectively. The ripple currents produced by the proposed strategies are characterized by double peaks due to the switching sequences used in the middle two subcycles in every sector. The double peaks of the ripple current add to the fundamental current in case of 30° clamping. They oppose the fundamental current in case of 60° clamping. The no-load current waveforms corresponding to CSVS and AZCS [10], [11], both with \( P = 9 \), are presented in Fig. 3(i) and (j), respectively, for comparison. It can be observed that both BBBCS-II with \( P = 5 \) and BSS-II with \( P = 7 \) lead to lesser \( I_{\text{THD}} \) as well as peak current than CSVS with \( P = 9 \). BSS-II with \( P = 7 \) leads to lesser \( I_{\text{THD}} \) than even AZCS with \( P = 9 \) or any other real-time synchronized PWM strategy with a uniform sampling rate with \( P = 9 \) [7]–[11], [14].

The theoretical line voltage spectra, corresponding to the pole voltage waveforms in Fig. 3(a)–(d), are shown in Fig. 4(a)–(d), respectively. The corresponding measured spectra are presented in Fig. 4(e)–(h), respectively. The theoretical and measured spectra agree well. It can be seen from Figs. 3 and 4 that the harmonic distortion is less in case of 30° clamping than with 60° clamping. This is in line with the earlier observations at low as well as high switching frequencies [4]–[6], [9]–[11].

IV. OVERMODULATION

The whole range of modulation up to the six-step mode (\( M = 1 \)) can be divided into three zones, namely circular modulation zone, overmodulation zone-I and overmodulation zone-II, as shown in Fig. 5. Before PWM calculations, the
sample of the reference vector must be suitably corrected or "premodulated" in every subcycle during overmodulation [15]–[17], and also to maintain the modulator gain constant in the whole range of modulation [16] as shown in Fig. 6. The premodulation procedure adopted for the two proposed strategies is explained in this section.

In overmodulation zone-I, $M$ is increased by increasing the radius of the circular trajectory $V_{CTR}$ as in the circular modulation zone. This zone starts from $V_{CTR} = 0.866 / \cos(\omega T_S / 2)$, when the tips of the middle two average vectors in every sector touch the hexagon, connecting the tips of the six active vectors of the inverter. This zone extends upto $V_{CTR} = 0.866 / \cos(30^\circ \text{ radians})$ for BBCS-II and upto $V_{CTR} = 1$ for BSS-II, when the tips of all the average vectors touch the hexagon. The starting and the ending of this zone mean the same for BBCS-II with $N = 2$. The variation in $M$ with $V_{CTR}$ in the zone-I for BBCS-II with $N = 4, 6$ and for BSS-II with $N = 3, 5, 7$ is shown in Fig. 7(a) and (b), respectively. As every additional pair of average vectors saturates with increase in $V_{CTR}$, the slope of a given $M$ versus $V_{CTR}$ curve decreases, making it piecewise linear. Using $M$ versus $V_{CTR}$ and (2), the corresponding $K_{ANG}$ versus $V_{REF}$ curves are obtained. These are shown in Fig. 7(e) and (f) respectively. For simplicity, these curves can be approximated by the dotted straight lines shown in Fig. 7(e) and (f).

Using the approximate $M$ versus $K_{ANG}$ curves and (2), the corresponding $K_{ANG}$ versus $V_{REF}$ curves are obtained. These are shown in Fig. 7(g) and (h) for BBCS-II and BSS-II, respectively. During premodulation in zone-II, the appropriate value of $K_{ANG}$ for the given $V_{REF}$ is chosen from these curves. $\alpha_P$ and $V_P$ are then calculated as per (5).

With very low pulse numbers of 5 and 7 as in the case of BBCS-II with $N = 2$ and BSS-II with $N = 3$, the relationship between $M$ and $V_{CTR}$ is not linear even in the circular modulation zone. Hence the term "circular modulation zone" is used here instead of "linear modulation zone." Here again the proportionality is maintained by suitable premodulation.

The experimental no-load current waveforms corresponding to BBCS-II, BSS-II and CSVS with nominal pulse numbers of 5, 7, and 9, respectively, are presented in Fig. 8. The waveforms are shown for $I_{TD}$ and $I_{C}$, demonstrating the transition from PWM to six-step. It can be seen that BBCS-II and BSS-II perform better than CSVS over this whole range excluding the six-step mode, which is common for all the strategies. The performance is superior both in terms of $I_{THD}$ as well as peak current.

V. PERFORMANCE EVALUATION

The linearity between the reference magnitude and the modulation index is verified experimentally for BBCS-II with $N = 2$ and 30$^\circ$ clamping, and for BSS-II with $N = 3$. The results for the two cases are shown in Fig. 9(a). The performance of the two proposed strategies are evaluated over the whole range of modulation upto the six-step mode. The $V_{WTHD}$ versus $M$ characteristics of BBCS-II and BSS-II are shown in Fig. 9(b) and (c), respectively, for select values of nominal pulse number ($I_{P_{NOM}}$), which is the pulse number prior to the onset of pulse dropping.
Fig. 7. Voltage control during overmodulation. (a)–(d) overmodulation zone-I; (e)–(h) overmodulation zone-II. (a) $M$ versus $V_{\text{CTR}}$ for BBCS-II; (b) $M$ versus $V_{\text{CTR}}$ for BSS-II; (c) $V_{\text{CTR}}$ versus $V_{\text{REF}}$ for BBCS-II; (d) $V_{\text{CTR}}$ versus $V_{\text{REF}}$ for BSS-II; (e) $M$ versus $K_{\text{ANG}}$ for BBCS-II; (f) $M$ versus $K_{\text{ANG}}$ for BSS-II; (g) $K_{\text{ANG}}$ versus $V_{\text{REF}}$ for BBCS-II; (h) $K_{\text{ANG}}$ versus $V_{\text{REF}}$ for BSS-II. Solid line: 60° clamping, dashed line: 30° clamping, dotted line: approximation.

Fig. 8. Experimental no-load current waveforms demonstrating transition from PWM to six-step operation. (a)–(c) BBCS-II, $N = 2.30°$ clamping ($P_{\text{NOM}} = 5$); (d)–(f) BSS-II, $N = 3$ ($P_{\text{NOM}} = 7$); (g)–(i) CSVS, $N = 3$ ($P_{\text{NOM}} = 9$). Measured values of $I_{\text{THD}}$ are (a) 0.3522, (b) 0.3078, (c) 0.5385, (d) 0.3203, (e) 0.3172, (f) 0.5397, (g) 0.4937, (h) 0.4942, and (i) 0.5419.

Comparison of the $V_{\text{THD}}$ versus $M$ characteristics of these two strategies against those of CSVS with $P_{\text{NOM}} = 9, 15$ and 21 is presented in Fig. 9(d), (e), and (f), respectively. It can be seen that the proposed strategies perform better than CSVS at higher $M$ with the same pulse number or even with lower pulse number. Notable are the superior performances of BBCS-II with $P_{\text{NOM}} = 5$ and BSS-II with $P_{\text{NOM}} = 7$ over CSVS with $P_{\text{NOM}} = 9$ in the ranges $M > 0.84$ and $M > 0.72$, respectively, as shown in Fig. 9(d) [see also Fig. 3(e), (f), and (i)]. Thus, there is an improvement in the harmonic distortion along with a considerable reduction in the switching frequency and switching losses in such cases.
VI. APPLICATION TO CONSTANT $V/F$ DRIVES

A suitable combination of different PWM strategies over different speed ranges can be worked out for reduction in harmonic distortion subject to any given maximum switching frequency ($F_{SW(MAX)}$) of the inverter. Fig. 10(a) and (b) show the $V_{WTHD}$ versus $F_1$ characteristics of a constant $V/F$ drive with $F_{SW(MAX)}$ of 750 Hz and 450 Hz, respectively. The max-
Fig. 11. Measured $I_{THD}$ of no-load current waveform of constant $V/F$ drive showing reduction due to hybrid PWM. (a) $F_{SW(MAX)} = 750$ Hz, $M_{MAX} = 0.907$, (b) $F_{SW(MAX)} = 450$ Hz, $M_{MAX} = 0.907$, (c) $F_{SW(MAX)} = 750$ Hz, $M_{MAX} = 1.0$, and (d) $F_{SW(MAX)} = 450$ Hz, $M_{MAX} = 1.0 \alpha$ CSVS, + : hybrid PWM.

Fig. 12. Reduction in switching frequency due to hybrid PWM subject to $V_{THD(MAX)} = V_{THD(6-step)}$. Solid line: sine-triangle PWM, dashed line: CSVS, dotted line: hybrid PWM. A: BBCS-I, B: BSS-I, C: AZCS, D: BBCS-II, E: BSS-II.

The maximum modulation index $M_{MAX} = 0.907$, and DC bus voltage $V_{DC} = 1.41 \times V_{RATED}$ where $V_{RATED}$ is the rated line-line voltage of the motor. With only CSVS used, the characteristics are as shown in solid lines. When a combination of CSVS, BBCS-I, BSS-I, AZCS, BBCS-II, and BSS-II is used, the characteristics are as shown in dashed lines. It can be seen that such a hybrid PWM results in a significant reduction of $V_{THD}$ at high speed ranges. The maximum reduction is about 31% and the average reduction in the frequency range 35.7 Hz–50 Hz is about 25% for $F_{SW(MAX)} = 750$ Hz. The maximum reduction is about 36% and the average reduction in the range 30 Hz–50 Hz is about 23% for $F_{SW(MAX)} = 450$ Hz. Fig. 10(c) and (d) show the characteristics of a drive with $M_{MAX} = 1.0$ and $V_{DC} = 1.28 \times V_{RATED}$ for $F_{SW(MAX)} = 750$ Hz and 450 Hz, respectively. Here again, a suitable combination of PWM strategies reduces the harmonic distortion considerably. The reduction is verified experimentally on the prototype mentioned in Section III-C. The measured $I_{THD}$ values, corresponding to Fig. 10(a)–(d), are shown in Fig. 11(a)–(d), respectively.

Another approach to combine PWM strategies is to minimize the switching frequency such that the harmonic distortion at any speed is less than or equal to that at the six-step mode [2]. With $V_{THD} \leq V_{THD(6-step)}$, the switching frequency of the inverter over the whole speed range of the drive is shown in Fig. 12. With synchronized sine-triangle PWM, the switching frequency varies as shown in solid lines. With CSVS, the switching frequency is less at medium and higher speeds as shown in dashed lines. With hybrid PWM, the switching frequency is still lesser as shown in dotted lines. The maximum switching frequencies of the inverter in case of synchronized sine-triangle PWM, CSVS and hybrid PWM are 580 Hz, 540 Hz, and 380 Hz, respectively. Thus, a combination of PWM strategies leads to lesser switching frequencies, and thereby to lesser switching losses.

In all the above cases illustrated in Figs. 10–12, it can be seen that the two proposed strategies are the ones used at the highest
speed range. This demonstrates the superiority in the performance of these two strategies at this range over other comparable strategies.

VII. Conclusion

Two new synchronized, bus-clamping PWM strategies based on the space vector approach have been proposed. The two strategies together can generate PWM waveforms with any odd pulse number, maintaining half wave symmetry, quarter wave symmetry, and three-phase symmetry. The ripple current produced by these strategies is characterized by double peaks due to the switching sequences used in the middle two sub-cycles of every sector. This results in lesser peak current than CSVS and many other comparable strategies at higher speeds. The proposed strategies can be employed gainfully either to reduce the harmonic distortion subject to an upper limit on the switching frequency, or to reduce the switching frequency, and reduce the harmonic distortion subject to an upper limit on the harmonic distortion in constant $V/F$ drives. At speeds close to the base speed, these strategies perform better than other comparable open-loop, real-time synchronized PWM strategies with a uniform sampling rate. The proposed strategies are useful in high power drives where the inverters switch at low frequencies and the machines have low leakage inductance.

REFERENCES


G. Narayanan (S’99–M’01) received the B.E. degree from Anna University, Madras, India, in 1992, the M.Tech. degree from the Indian Institute of Technology, Kharagpur, in 1994, and the Ph.D. degree from the Indian Institute of Science, Bangalore, in 2000. He is a Research Associate in the Department of Electrical Engineering, Indian Institute of Science. His research interests include ac drives, pulsewidth modulation, multilevel inverters, and protection of power devices.

Dr. Narayanan received the Innovative Student Project Award from the Indian National Academy of Engineering in 2000.

V. T. Ranganathan (SM’84) received the B.E. and M.E. degrees in electrical engineering from the Indian Institute of Science (I.I.Sc.), Bangalore, and the Ph.D. degree from Concordia University, Montreal, QC, Canada. He joined the Electrical Engineering Department, I.I.Sc., in 1984 and is currently a Professor. His research interests are in the area of power electronics and motor drives. He has published several papers in the areas of vector control of ac drives, PWM techniques, split phase induction motor drives, and rotor side control of slip ring induction motors. He is also a Consultant to industry in the above areas and has participated in a number of projects.

Dr. Ranganathan received the Prize Paper Award of the IEEE-IAS Static Power Converter Committee and the Tata Rao Prize of the Institution of Engineers, India. He is a fellow of the Institution of Engineers, India.