

High performance VLSI implementation for H.264 Inter/Intra prediction

Mythri Alle, J Biswas, S. K. Nandy
 CAD Lab, Indian Institute of Science, Bangalore
 Bangalore, 560 012, India
 {mythri@cadl, jayanta@cadl, nandy@serc} .iisc.ernet.in

Abstract— We provide a hardware realization of motion compensation and reconstruction (MCR) module for H.264 baseline profile. We synthesize the MCR module using UMC library in 0.13μ CMOS technology. Our implementation occupies an area of 94756 gates and operates at a frequency of 250MHz.

I. INTRODUCTION

H.264 delivers high resolution video even at low bit rates. Inter and Intra prediction play an important role to achieve high compression ratios. To meet the high throughput and computation complexity of inter prediction, hardware implementations are a viable option. In this paper we propose a complete hardware solution for the motion compensation and reconstruction (MCR) module.

The overall design of our implementation is shown in Fig 1. The MCR module takes the prediction modes and its parameters as the input from the bit-stream parser and residual data from IDCT (inverse discrete cosine transform) module. Residual data is added to the predicted frame, computed by the MCR module and passed on to the deblocking filter. The communication between IDCT and MCR module is through FIFO. Parser and MCR module share two buffers in a mutually exclusive manner and access is switched for every macroblock.




Fig. 1. Positions of Interpolation

II. INTER PREDICTION

H.264 allows to capture a very fine motion at quarter pixel resolution using a 6-tap FIR filter for interpolation of accurate

sub-pixel values. This requires fetching of large number of pixels from the reference frame. Very often the pixels fetched for the current block can be reused for the next block.

In the proposed design inter prediction has a fetch unit, a compute unit and a cache (shown in Fig 2). These units function in parallel.




Fig. 2. High level Block Diagram of Inter prediction

A direct mapped cache of 16 entries is used to buffer the blocks of reference frame for further use. Each cache entry holds one (4×4) block data, 9-bit sub-macroblock (concatenation of frame number and offset of block in the frame) number and a 9-bit free entry. 4 least significant bits of sub-macroblock number are used to index cache.

In our design we assign a maximum of 9 cycles for fetch unit and 4 cycles for compute unit. Fetch unit computes macroblock addresses required for the prediction of a (4×4) block. This unit fetches the blocks that are not available in the cache. A block is fetched only if the cache entry is marked free, which means the block present in the cache entry is no longer required. If cache entry is not free, fetch unit idles till the entry becomes free. We do not perform out of order fetch as it complicates the control logic and benefits are not significant. Fetch unit also updates the index register with the indices, at which the data is available in the cache.

Compute unit calculates the predicted values by performing motion compensation using a eight stage pipeline for luma samples and four stage pipeline for chroma samples.

Fetch unit and compute unit synchronize at each (4×4) block. One (4×4) block requires a maximum of 9 (4×4) blocks from reference frame for the prediction. Since the index is 4-bit, each entry in index register is 36-bit. Index register can hold upto three such indices.

